HCPL-3120/J312 HCNW3120




2.5 Amp Output Current IGBT Gate Drive Optocoupler

Data Sheet



Functional Diagram



TRUTH TABLE

LED	V _{CC} - V _{EE} "POSITIVE GOING" (i.e., TURN-ON)	V _{CC} - V _{EE} "NEGATIVE GOING" (i.e., TURN-OFF)	V _o
OFF	0 - 30 V	0 - 30 V	LOW
ON	0 - 11 V	0 - 9.5 V	LOW
ON	11 - 13.5 V	9.5 - 12 V	TRANSITION
ON	13.5 - 30 V	12 - 30 V	HIGH

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

Features

- 2.5 A maximum peak output current
- 2.0 A minimum peak output current
- * 25 kV/ μ s minimum Common Mode Rejection (CMR) at V_{CM} = 1500 V
- 0.5 V maximum low level output voltage (V_{OL})
 Eliminates need for negative gate drive
- I_{CC} = 5 mA maximum supply current
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Wide operating V_{CC} range: 15 to 30 Volts
- 500 ns maximum switching speeds
- Industrial temperature range: -40°C to 100°C
- Safety Approval: UL Recognized

3750 Vrms for 1 min. for HCPL-3120/J312

5000 Vrms for 1 min. for HCNW3120

CSA Approval

IEC/EN/DIN EN 60747-5-2 Approved

V_{IORM} = 630 V_{peak} for HCPL-3120 (Option 060)

 $V_{IORM} = 891 V_{peak}$ for HCPL-J312 $V_{IORM} = 1414 V_{peak}$ for HCNW3120

Applications

- · IGBT/MOSFET gate drive
- · AC/Brushless DC motor drives
- · Industrial inverters
- · Switch mode power supplies

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Description

The HCPL-3120 contains a GaAsP LED while the HCPL-J312 and the HCNW3120 contain an AlGaAs LED. The LED is optically coupled to an integrated circuit with a power output stage. These optocouplers are ideally suited for driving power IGBTs and MOSFETs used in motor control inverter

applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by these optocouplers make them ideally suited for directly driving IGBTs with ratings up to 1200 V/100 A. For IGBTs with higher ratings, the HCPL-3120 series can be used to

drive a discrete power stage which drives the IGBT gate. The HCNW3120 has the highest insulation voltage of V_{IORM} = 1414 Vpeak in the IEC/EN/DIN EN 60747-5-2. The HCPL-J312 has an insulation voltage of V_{IORM} = 891 V_{peak} and the V_{IORM} = 630 V_{peak} is also available with the HCPL-3120 (Option 060).

Selection Guide

Part Number	HCPL-3120	HCPL-J312	HCNW3120	HCPL-3150*
Output Peak Current (I ₀)	2.5 A	2.5 A	2.5 A	0.6 A
IEC/EN/DIN EN 60747-5-2 Approval	V _{IORM} = 630 V _{peak} (Option 060)	V _{IORM} = 891 V _{peak}	V _{IORM} = 1414 V _{peak}	V _{IORM} = 630 V _{peak} (Option 060)

^{*}The HCPL-3150 Data sheet available. Contact Avago sales representative or authorized distributor.

Ordering Information

HCPL-3120 and HCPL-J312 are UL recognized with 3750 Vrms for 1 minute per UL1577. HCNW3120 is UL Recognized with 5000 Vrms for 1 minute per UL1577.

	0	ption						
Part Number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	IEC/EN/DIN EN 60747-5-2	Quantity
	-000E	No option						50 per tube
	-300E	#300		Х	Χ			50 per tube
HCPL-3120	-500E	#500	300mil DIP-8	Х	Χ	Х		1000 per reel
HCPL-3120	-060E	#060	30011111 DIP-0				Х	50 per tube
	-360E	#360		Х	Χ		Х	50 per tube
	-560E	#560		Х	Χ	Х	Х	1000 per tube
	-000E	No option					Х	50 per tube
HCPL-J312	-300E	#300	300mil DIP-8	X	Χ		Х	50 per tube
	-500E	#500		Х	Χ	Х	Х	1000 per reel
	-000E	No option					Х	42 per tube
HCNW3120	-300E	#300	400mil DIP-8	Х	Χ		Х	42 per tube
	-500E	#500		Х	Х	Х	Х	750 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

 $HCPL-3120-560E\ to\ order\ product\ of\ 300\ mil\ DIP\ Gull\ Wing\ Surface\ Mount\ package\ in\ Tape\ and\ Reel\ packaging\ with\ IEC/EN/DIN\ EN\ 60747-5-2\ Safety\ Approval\ in\ RoHS\ compliant.$


Example 2:

HCPL-3120 to order product of 300 mil DIP package in tube packaging and non RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

Package Outline Drawings HCPL-3120 Outline Drawing (Standard DIP Package)




HCPL-3120 Gull Wing Surface Mount Option 300 Outline Drawing




NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Package Outline Drawings HCPL-J312 Outline Drawing (Standard DIP Package)




HCPL-J312 Gull Wing Surface Mount Option 300 Outline Drawing




NOTE: FLOATING LEAD PROTRUSION IS 0.5 mm (20 mils) MAX.

HCNW3120 Outline Drawing (8-Pin Wide Body Package)




NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

HCNW3120 Gull Wing Surface Mount Option 300 Outline Drawing




NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Solder Reflow Temperature Profile



Note: Non-halide flux should be used.

Recommended Pb-Free IR Profile



NOTES: THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX. T_{smax} = 200 °C, T_{smin} = 150 °C

Note: Non-halide flux should be used.

Regulatory Information

Agency/Standard	HCPL-3120	HCPL-J312	HCNW3120
Underwriters Laboratory (UL) Recognized under UL 1577, Component Recognition Program, Category, File E55361	V	V	V
Canadian Standards Association (CSA) File CA88324, per Component Acceptance Notice #5	V	V	V
IEC/EN/DIN EN 60747-5-2	√ Option 060	V	V

Insulation and Safety Related Specifications

			Va	lue		
Parameter	Symbol	HCPL- 3120	HCPL- J312	HCNW 3120	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	7.1	7.4	9.6	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	7.4	8.0	10.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.5	1.0	mm	Insulation thickness between emitter and detector; also known as distance through insulation.
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	>175	>200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	IIIa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed

circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are

recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics

Description	Symbol	HCPL-3120 Option 060	HCPL-J312	HCNW3120	Unit
Installation classification per DIN VDE 0110/1.89,	Syllibol	Option 000	1101 L-0312	11014443120	Oiiit
Table 1					
for rated mains voltage ≤150 V rms		I-IV	I-IV	I-IV	
for rated mains voltage ≤300 V rms		I-IV	I-IV	I-IV	
for rated mains voltage ≤450 V rms		1-111	1-111	I-IV	
for rated mains voltage ≤600 V rms			1-111	I-IV	
for rated mains voltage ≤1000 V rms				I-III	
Climatic Classification		55/100/21	55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	2	
Maximum Working Insulation Voltage	V _{IORM}	630	891	1414	V _{peak}
Input to Output Test Voltage, Method b* V_{IORM} x 1.875 = V_{PR} , 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5pC	V _{PR}	1181	1670	2652	V _{peak}
Input to Output Test Voltage, Method a* V_{IORM} x 1.5 = V_{PR} , Type and Sample Test, $t_m = 60$ sec, Partial Discharge $< 5pC$	V _{PR}	945	1336	2121	V _{peak}
Highest Allowable Overvoltage* (Transient Overvoltage, t _{ini} = 10 sec)	V _{IOTM}	6000	6000	8000	V _{peak}
Safety Limiting Values – maximum values allowed in the event of a failure, also see Figure 37.					
Case Temperature	T _S	175	175	150	°C
Input Current	I _{S INPUT}	230	400	400	mA
Output Power	P _{S OUTPUT}	600	600	700	mW
Insulation Resistance at T _S , V _{IO} = 500 V	R _S	≥10 ⁹	≥10 ⁹	≥10 ⁹	Ω

^{*}Refer to the IEC/EN/DIN EN 60747-5-2 section (page 1-6/8) of the Isolation Control Component Designer's Catalog for a detailed description of Method a/b partial discharge test profiles.

Note: These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits. Surface mount classification is Class A in accordance with CECC 00802.

Absolute Maximum Ratings

Parameter		Symbol	Min.	Max.	Units	Note	
Storage Temperature	T _S	-55	125	°C			
Operating Temperature		T _A	-40	100	°C		
Average Input Current		I _{F(AVG)}		25	mA	1	
Peak Transient Input Current (<1 µs pulse width, 300 pps)		I _{F(TRAN)}		1.0	А		
Reverse Input Voltage	HCPL-3120	V _R		5	Volts		
	HCPL-J312 HCNW3120			5			
"High" Peak Output Current		I _{OH(PEAK)}		2.5	Α	2	
"Low" Peak Output Current		I _{OL(PEAK)}		2.5	Α	2	
Supply Voltage		(V _{CC} - V _{EE})	0	35	Volts		
Input Current (Rise/Fall Time)		$t_{r(IN)}/t_{f(IN)}$		500	ns		
Output Voltage		V _{O(PEAK)}	0	V _{CC}	Volts		
Output Power Dissipation		P ₀		250	mW	3	
Total Power Dissipation		P _T		295	mW	4	
Lead Solder Temperature HCPL-3120 HCPL-J312		260°C for 10 sec., 1.6 mm below seating plane					
	260°C for 10 sec., up to seating plane						
Solder Reflow Temperature Profile		See Package Outline Drawings section					

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	
Power Supply Voltage		(V _{CC} - V _{EE})	15	30	Volts
Input Current (ON)	HCPL-3120 HCPL-J312	I _{F(ON)}	7	16	mA
	HCNW3120		10		
Input Voltage (OFF)		V _{F(OFF)}	-3.6	0.8	V
Operating Temperature T _A		-40	100	°C	

Electrical Specifications (DC)

Over recommended operating conditions ($T_A = -40 \text{ to } 100^{\circ}\text{C}$, $I_{F(ON)} = 7 \text{ to } 16 \text{ mA}$, $V_{F(OFF)} = -3.6 \text{ to } 0.8 \text{ V}$, $V_{CC} = 15 \text{ to } 30 \text{ V}$, $V_{EE} = \text{Ground}$) unless otherwise specified.

Parameter	Symbol	Device	Min.	Тур.*	Max.	Units	Test Conditions	Fig.	Note
High Level Output	I _{OH}		0.5	1.5		Α	$V_0 = (V_{CC} - 4 V)$	2, 3,	5
Current			2.0			Α	$V_0 = (V_{CC} - 15 V)$	17	2
Low Level Output	I _{OL}		0.5	2.0		Α	$V_0 = (V_{EE} + 2.5 V)$	5, 6,	5
Current			2.0			Α	$V_0 = (V_{EE} + 15 V)$	18	2
High Level Output Voltage	V _{OH}		(V _{CC} - 4)	(V _{CC} - 3)		V	I ₀ = -100 mA	1, 3, 19	6, 7
Low Level Output Voltage	V _{OL}			0.1	0.5	V	I ₀ = 100 mA	4, 6, 20	
High Level Supply Current	I _{CCH}			2.5	5.0	mA	Output Open, I _F = 7 to 16 mA	7, 8	
Low Level Supply Current	I _{CCL}			2.5	5.0	mA	Output Open, $V_F = -3.0 \text{ to } +0.8 \text{ V}$		
Threshold Input	I _{FLH}	HCPL-3120		2.3	5.0	mA	$I_0 = 0 \text{ mA},$	9, 15,	
Current Low to		HCPL-J312		1.0			$V_0 > 5 V$	21	
High		HCNW3120		2.3	8.0				
Threshold Input Voltage High to Low	V _{FHL}		0.8			V			
Input Forward	V _F	HCPL-3120	1.2	1.5	1.8	V	I _F = 10 mA	16	
Voltage		HCPL-J312 HCNW3120		1.6	1.95				
Temperature	$\Delta V_F / \Delta T_A$	HCPL-3120		-1.6		mV/°C	I _F = 10 mA		
Coefficient of Forward Voltage		HCPL-J312 HCNW3120		-1.3					
Input Reverse	BV_R	HCPL-3120	5			V	$I_R = 10 \mu A$		
Breakdown Voltage		HCPL-J312 HCNW3120	3				I _R = 100 μA		
Input Capacitance	C _{IN}	HCPL-3120		60		pF	f = 1 MHz,		
	•	HCPL-J312 HCNW3120		70			$V_F = 0 V$		
UVLO Threshold	V _{UVLO+}		11.0	12.3	13.5	V	$V_0 > 5 V$, $I_F = 10 \text{ mA}$	22, 34	
	V _{UVLO} _		9.5	10.7	12.0				
UVLO Hysteresis	UVLO _{HYS}			1.6					

^{*}All typical values at T_A = 25°C and V_{CC} - V_{EE} = 30 V, unless otherwise noted.

Switching Specifications (AC)

Over recommended operating conditions ($T_A = -40$ to 100° C, $I_{F(ON)} = 7$ to 16 mA, $V_{F(OFF)} = -3.6$ to 0.8 V, $V_{CC} = 15$ to 30 V, $V_{EE} = Ground$) unless otherwise specified.

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	0.10	0.30	0.50	μs	$Rg = 10 \Omega,$ $Cg = 10 nF,$	10, 11, 12, 13,	16
Propagation Delay Time to Low Output Level	t _{PHL}	0.10	0.30	0.50	μs	f = 10 kHz, Duty Cycle = 50%	14, 23	
Pulse Width Distortion	PWD			0.3	μs			17
Propagation Delay Difference Between Any Two Parts	PDD (t _{PHL} - t _{PLH})	-0.35		0.35	μѕ		35, 36	12
Rise Time	t _r		0.1		μs		23	
Fall Time	t _f		0.1		μs			
UVLO Turn On Delay	t _{UVLO ON}		0.8		μs	$V_0 > 5 \text{ V}, I_F = 10 \text{ mA}$	22	
UVLO Turn Off Delay	tuvlo off		0.6]	$V_0 < 5 V$, $I_F = 10 \text{ mA}$		
Output High Level Common Mode Transient Immunity	CM _H	25	35		kV/μs	$\begin{split} T_A &= 25^{\circ}\text{C}, \\ I_F &= 10 \text{ to } 16 \text{ mA}, \\ V_{CM} &= 1500 \text{ V}, \\ V_{CC} &= 30 \text{ V} \end{split}$	24	13, 14
Output Low Level Common Mode Transient Immunity	CM _L	25	35		kV/μs	$T_{A} = 25^{\circ}C,$ $V_{CM} = 1500 \text{ V},$ $V_{F} = 0 \text{ V}, V_{CC} = 30 \text{ V}$		13, 15

^{*}All typical values at T_A = 25°C and V_{CC} - V_{EE} = 30 V, unless otherwise noted.

Package Characteristics

Over recommended temperature ($T_A = -40 \text{ to } 100^{\circ}\text{C}$) unless otherwise specified.

Parameter	Symbol	Device	Min.	Typ.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary	V _{ISO}	HCPL-3120	3750			V _{RMS}	RH < 50%,		8, 11
Withstand Voltage**		HCPL-J312	3750				t = 1 min.,		9, 11
		HCNW3120	5000				$T_A = 25^{\circ}C$		10, 11
Resistance (Input-Output)	R _{I-O}	HCPL-3120 HCPL-J312		10 ¹²		Ω	$V_{I-O} = 500 V_{DC}$		11
		HCNW3120	10 ¹²	10 ¹³			T _A = 25°C		
			10 ¹¹				T _A = 100°C		
Capacitance	C _{I-O}	HCPL-3120		0.6		pF	f = 1 MHz		
(Input-Output)		HCPL-J312		0.8					
		HCNW3120		0.5	0.6				
LED-to-Case Thermal Resistance	$ heta_{LC}$			467		°C/W	Thermocouple located at center	28	
LED-to-Detector Thermal Resistance	$ heta_{LD}$			442		°C/W	underside of package		
Detector-to-Case Thermal Resistance	$ heta_{ extsf{DC}}$			126		°C/W			

^{*}All typicals at $T_A = 25$ °C.


Notes:


- 1. Derate linearly above $70^{\circ} \mathrm{C}$ free-air temperature at a rate of $0.3 \ \text{mA}/^{\circ} \mathrm{C}$.
- 2. Maximum pulse width = 10 μ s, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with I $_{0}$ peak minimum = 2.0 A. See Applications section for additional details on limiting I $_{0H}$ peak.
- 3. Derate linearly above 70°C free-air temperature at a rate of 4.8 mW/°C.
- Derate linearly above 70°C free-air temperature at a rate of 5.4 mW/°C.
 The maximum LED junction temperature should not exceed 125°C.
- 5. Maximum pulse width = $50 \mu s$, maximum duty cycle = 0.5%.
- $\begin{array}{l} \text{6. In this test V_{OH} is measured with a dc} \\ \text{load current. When driving} \\ \text{capacitive loads V_{OH} will approach} \\ \text{V_{CC} as I_{OH} approaches zero amps.} \end{array}$

- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 Vrms for 1 second (leakage detection current limit, I_{I-O} ≤ 5 μA).
- 9. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 Vrms for 1 second (leakage detection current limit, I_{I-O} ≤ 5 µA).
- 10. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥6000 Vrms for 1 second (leakage detection current limit, I_{LO} ≤ 5 μA).
- 11. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.

- 12. The difference between t_{PHL} and t_{PLH} between any two HCPL-3120 parts under the same test condition.
- 13. Pins 1 and 4 need to be connected to LED common.
- 14. Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in the high state (i.e., $V_O > 15.0 \text{ V}$).
- 15. Common mode transient immunity in a low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e., $V_O < 1.0 \text{ V}$).
- 16. This load condition approximates the gate load of a 1200 V/75A IGBT.
- 17. Pulse Width Distortion (PWD) is defined as $|t_{PHL}-t_{PLH}|$ for any given device.

^{**}The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."










Figure 1. V_{OH} vs. temperature.

Figure 2. I_{OH} vs. temperature.

Figure 3. V_{OH} vs. I_{OH} .









Figure 4. $V_{\rm OL}$ vs. temperature.

Figure 5. $\rm I_{\rm OL}$ vs. temperature.

Figure 6. V_{0L} vs. I_{0L} .








Figure 7. I_{CC} vs. temperature.

Figure 8. I_{CC} vs. V_{CC} .









Figure 9. I_{FLH} vs. temperature.



V_{CC} = 30 V, V_{EE} = 0 V Rg = 10 Ω, Cg = 10 nF T_A = 25 °C DUTY CYCLE = 50% f = 10 kHz

T_{PLH}

T_{PHL}

100
6 8 10 12 14 16

I_F - FORWARD LED CURRENT - mA





Figure 10. Propagation delay vs. V_{CC}.

Figure 11. Propagation delay vs. $I_{\rm F}$.

Figure 12. Propagation delay vs. temperature.







Figure 13. Propagation delay vs. Rg.

Figure 14. Propagation delay vs. Cg.







Figure 15. Transfer characteristics.






Figure 16. Input current vs. forward voltage.





Figure 17. I_{OH} test circuit.







Figure 18. I_{OL} Test circuit.

Figure 19. V_{OH} Test circuit.






Figure 20. ${
m V_{OL}}$ Test circuit.

Figure 21. $I_{\rm FLH}$ Test circuit.




Figure 22. UVLO test circuit.




Figure 23. $t_{PLH},\,t_{PHL},\,t_{r},\,\text{and}\,\,t_{f}\,\text{test circuit and waveforms}.$




Figure 24. CMR test circuit and waveforms.

Applications Information Eliminating Negative IGBT Gate Drive (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

To keep the IGBT firmly off, the HCPL-3120 has a very low maximum $V_{\rm OL}$ specification of 0.5 V. The HCPL-3120 realizes this very low $V_{\rm OL}$ by using a DMOS transistor with 1 Ω (typical) on resistance in its pull down circuit. When the HCPL-3120 is in the low state, the

IGBT gate is shorted to the emitter by Rg + 1 Ω . Minimizing Rg and the lead inductance from the HCPL-3120 to the IGBT gate and emitter (possibly by mounting the HCPL-3120 on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 25. Care should be taken with such a PC board design to avoid routing the IGBT collector

or emitter traces close to the HCPL-3120 input as this can result in unwanted coupling of transient signals into the HCPL-3120 and degrade performance. (If the IGBT drain must be routed near the HCPL-3120 input, then the LED should be reverse-biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the HCPL-3120.)




Figure 25. Recommended LED drive and application circuit.

Selecting the Gate Resistor (Rg) to Minimize IGBT Switching Losses. (Discussion applies to HCPL-3120, HCPL-J312 and HCNW3120)

Step 1: Calculate Rg Minimum from the I_{OL} Peak Specification. The IGBT and Rg in Figure 26 can be analyzed as a simple RC circuit with a voltage supplied by the HCPL-3120.

$$Rg \ge \frac{(V_{CC} - V_{EE} - V_{OL})}{I_{OLPEAK}}$$

$$= \frac{(V_{CC} - V_{EE} - 2 V)}{I_{OLPEAK}}$$

$$= \frac{(15 V + 5 V - 2 V)}{2.5 A}$$

$$= 7.2 \Omega \cong 8 \Omega$$

The $V_{\rm OL}$ value of 2 V in the previous equation is a conservative value of $V_{\rm OL}$ at the peak current of 2.5A (see Figure 6). At lower Rg values the voltage supplied by the HCPL-3120 is not an ideal voltage step. This results in lower peak currents (more margin) than predicted by this analysis. When negative gate drive is not used $V_{\rm EE}$ in the previous equation is equal to zero volts.




Figure 26. HCPL-3120 typical application circuit with negative IGBT gate drive.

Step 2: Check the HCPL-3120 Power Dissipation and Increase Rg if Necessary. The HCPL-3120 total power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O) :

$$\begin{split} P_T &= P_E + P_O \\ P_E &= I_F \cdot V_F \cdot Duty \ Cycle \\ P_O &= P_{O(BIAS)} + P_{O \ (SWITCHING)} \\ &= I_{CC} \cdot (V_{CC} \cdot V_{EE}) \\ &+ E_{SW}(R_G, Q_G) \cdot f \end{split}$$

For the circuit in Figure 26 with I_F (worst case) = 16 mA, Rg = 8 Ω , Max Duty Cycle = 80%, Qg = 500 nC, f = 20 kHz and T_A max = 85C:

$$P_E = 16 \ mA \cdot 1.8 \ V \cdot 0.8 = 23 \ mW$$

$$\begin{split} P_O &= 4.25 \ mA \cdot 20 \ V \\ &+ 5.2 \ \mu J \cdot 20 \ kHz \\ &= 85 \ mW + 104 \ mW \\ &= 189 \ mW \\ &> 178 \ mW \left(P_{O(MAX)} \ @ \ 85C \\ &= 250 \ mW \cdot 15C^* 4.8 \ mW/C \right) \end{split}$$

The value of 4.25 mA for I_{CC} in the previous equation was obtained by derating the I_{CC} max of 5 mA (which occurs at -40°C) to I_{CC} max at 85C (see Figure 7).

Since P_O for this case is greater than $P_{O(MAX)}$, Rg must be increased to reduce the HCPL-3120 power dissipation.

$$P_{O(SWITCHING MAX)}$$

$$= P_{O(MAX)} - P_{O(BIAS)}$$

$$= 178 mW - 85 mW$$

$$= 93 mW$$

$$E_{SW(MAX)} = \frac{P_{O(SWITCHINGMAX)}}{f}$$

$$= \frac{93 mW}{20 kHz} = 4.65 \mu W$$

For Qg = 500 nC, from Figure 27, a value of E_{SW} = 4.65 μW gives a Rg = 10.3 Ω .

P _E Parameter	Description
IF	LED Current
V_{F}	LED On Voltage
Duty Cycle	Maximum LED
	Duty Cycle

P ₀ Parameter	Description
I _{CC}	Supply Current
$\overline{V_{CC}}$	Positive Supply Voltage
V _{EE}	Negative Supply Voltage
E _{SW} (Rg,Qg)	Energy Dissipated in the HCPL-3120 for each IGBT Switching Cycle (See Figure 27)
f	Switching Frequency




Figure 27. Energy dissipated in the HCPL-3120 for each IGBT switching cycle.

Thermal Model (Discussion applies to HCPL-3120, HCPL-J312 and HCNW3120)

The steady state thermal model for the HCPL-3120 is shown in Figure 28. The thermal resistance values given in this model can be used to calculate the temperatures at each node for a given operating condition. As shown by the model, all heat generated flows through $\theta_{\rm CA}$ which raises the case temperature T_C accordingly. The value of θ_{CA} depends on the conditions of the board design and is, therefore, determined by the designer. The value of $\theta_{\rm CA}$ = 83° C/W was obtained from thermal measurements using a 2.5 x 2.5 inch PC board, with

small traces (no ground plane), a single HCPL-3120 soldered into the center of the board and still air. The absolute maximum power dissipation derating specifications assume a $\theta_{\rm CA}$ value of 83°C/W.

From the thermal mode in Figure 28 the LED and detector IC junction temperatures can be expressed as:

$$T_{JE} = P_E \cdot (\theta_{LC} | | (\theta_{LD} + \theta_{DC}) + \theta_{CA})$$
$$+ P_D \cdot (\frac{\theta_{LC} * \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA}) + T_A$$

$$\begin{split} T_{JD} &= P_E \left(\frac{\theta_{LC} \cdot \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA} \right) \\ &+ P_D \cdot (\theta_{DC} | | (\theta_{LD} + \theta_{LC}) + \theta_{CA}) + T_A \end{split}$$

Inserting the values for $\theta_{\rm LC}$ and $\theta_{\rm DC}$ shown in Figure 28 gives:

$$\begin{split} T_{JE} &= \mathbf{P}_{E} \cdot (256^{\circ}\,\mathrm{C/W} + \theta_{CA}) \\ &+ \mathbf{P}_{D} \cdot (57^{\circ}\,\mathrm{C/W} + \theta_{CA}) + T_{A} \\ T_{JD} &= \mathbf{P}_{E} \cdot (57^{\circ}\,\mathrm{C/W} + \theta_{CA}) \\ &+ \mathbf{P}_{D} \cdot (111^{\circ}\,\mathrm{C/W} + \theta_{CA}) + T_{A} \end{split}$$

For example, given P_E = 45 mW, P_O = 250 mW, T_A = 70°C and θ_{CA} = 83°C/W:

$$\begin{split} T_{J\!E} &= \mathrm{P}_E \!\cdot 339^{\circ} \, \mathrm{C/W} + \mathrm{P}_D \!\cdot 140^{\circ} \, \mathrm{C/W} + T_{\!A} \\ &= 45 \,\, \mathrm{mW} \cdot 339^{\circ} \, \mathrm{C/W} + 250 \,\, \mathrm{mW} \\ &\cdot 140^{\circ} \, \mathrm{C/W} + 70^{\circ} \, \mathrm{C} = 120^{\circ} \, \mathrm{C} \end{split}$$

$$\begin{split} T_{JD} &= \mathrm{P}_{E} \cdot 140^{\circ} \, \mathrm{C/W} + \mathrm{P}_{D} \cdot 194^{\circ} \, \mathrm{C/W} + T_{A} \\ &= 45 \, \, \mathrm{mW} \cdot 140^{\circ} \, \mathrm{C/W} + 250 \, \, \mathrm{mW} \\ &\cdot 194^{\circ} \, \mathrm{C/W} + 70^{\circ} \, \mathrm{C} = 125^{\circ} \, \mathrm{C} \end{split}$$

 T_{JE} and T_{JD} should be limited to 125°C based on the board layout and part placement (θ_{CA}) specific to the application.




Figure 28. Thermal model.

 T_{JE} = LED junction temperature

 T_{JD} = detector IC junction temperature

 T_C = case temperature measured at the center of the package bottom

 θ_{LC} = LED-to-case thermal resistance

 $\theta_{\rm LD}$ = LED-to-detector thermal resistance

 $\theta_{\rm DC}$ = detector-to-case thermal resistance

 $\theta_{\rm CA}$ = case-to-ambient thermal resistance

 $^*\theta_{\mathrm{CA}}$ will depend on the board design and the placement of the part.

LED Drive Circuit Considerations for Ultra High CMR Performance. (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 29. The HCPL-3120 improves CMR perform-ance by using a detector

IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 30. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The

main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 25), can achieve $25~\rm kV/\mu s$ CMR while minimizing component complexity.

Techniques to keep the LED in the proper state are discussed in the next two sections.




Figure 29. Optocoupler input to output capacitance model for unshielded optocouplers.




Figure 30. Optocoupler input to output capacitance model for shielded optocouplers.

CMR with the LED On (CMR_H).

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 10 mA provides adequate margin over the maximum I_{FLH} of 5 mA to achieve 25 kV/ μ s CMR.

CMR with the LED Off (CMR_L).

A high CMR LED drive circuit must keep the LED off $(V_F \leq V_{F(OFF)})$ during common mode transients. For example, during a -dV_{cm}/dt transient in Figure 31, the current flowing through C_{LEDP} also flows through the R_{SAT} and V_{SAT} of the logic gate. As long as the low state voltage developed across the logic gate is less than $V_{F(OFF)}$, the LED will remain off and no common mode failure will occur.

The open collector drive circuit, shown in Figure 32, cannot keep the LED off during a +dVcm/dt transient, since all the current flowing through $C_{\rm LEDN}$ must be supplied by the LED, and it is not recommended for applications requiring ultra high CMR_L performance. Figure 33 is an alternative drive circuit which, like the recommended application circuit (Figure 25), does achieve ultra high CMR performance by shunting the LED in the off state.




Figure 31. Equivalent circuit for figure 25 during common mode transient.




Figure 32. Not recommended open collector drive circuit.




Figure 33. Recommended LED drive circuit for ultra-high CMR.

Under Voltage Lockout Feature. (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

The HCPL-3120 contains an under voltage lockout (UVLO) feature that is designed to protect the IGBT under fault conditions which cause the HCPL-3120 supply voltage (equivalent to the fully-charged

IGBT gate voltage) to drop below a level necessary to keep the IGBT in a low resistance state. When the HCPL-3120 output is in the high state and the supply voltage drops below the HCPL-3120 $\rm V_{UVLO-}$ threshold (9.5 < $\rm V_{UVLO-}$ < 12.0) the optocoupler output will go into the low state with a typical delay, UVLO Turn Off Delay, of 0.6 μs .

When the HCPL-3120 output is in the low state and the supply voltage rises above the HCPL-3120 $V_{\rm UVLO+}$ threshold (11.0 < $V_{\rm UVLO+}$ < 13.5) the optocoupler output will go into the high state (assumes LED is "ON") with a typical delay, UVLO Turn On Delay of 0.8 μ s.





Figure 34. Under voltage lock out.


IPM Dead Time and Propagation Delay Specifications. (Discussion applies to HCPL-3120, HCPL-J312, and HCNW3120)

The HCPL-3120 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 25) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 35. Minimum LED skew for zero dead time.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 36. Waveforms for dead time.




Figure 37. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-2.

To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 35. The amount of delay necessary to achieve this conditions is equal to the maximum value of the propagation delay difference specification, PDD_{MAX}, which is specified to be 350 ns over the operating temperature range of -40°C to 100°C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 36. The maximum dead time for the HCPL-3120 is 700 ns (= 350 ns - (-350 ns)) over an operating temperature range of - 40° C to 100° C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

